

**DATASHEET** 

# DMF4B5R5G105M3DTA0,

5.5V, 1F,  $40m\Omega$ ,  $-40^{\circ}$ C to  $+70^{\circ}$ C

Revision 1.6, Dec 2022



# **Electrical Specifications**

**Table 1: Absolute Maximum Ratings** 

Parameter	Name	Conditions	Min	Typical	Max	Units
Terminal Voltage	V <sub>peak</sub>				5.5	V
Temperature	T <sub>max</sub>		-40		+70	°C

**Table 2: Electrical Characteristics** 


Parameter	Name	Conditions	Min	Typical	Max	Units
Terminal Voltage	Vn		0		5.5	V
Capacitance	С	DC, 23°C	800	1000	1200	mF
ESR	ESR	AC, 1kHz		40	50	mΩ
Leakage Current	ΙL	5.5V, 23°C 120hrs			6	μΑ
Loundyo Gurroni	ı.	4.2V, 23°C 120hrs		1.5		μπ
RMS Current	I <sub>RMS</sub>	25°C			5.5	Α
Peak Current <sup>1</sup>	l <sub>P</sub>	23°C			30	Α

<sup>&</sup>lt;sup>1</sup>Non-repetitive current, single pulse to discharge fully charged supercapacitor.




**Table 3: Mechanical specification** 

Length (mm)	Width (mm)	Thickness "T" (mm)	Weight (gm)
30 ± 0.5mm	14 ± 0.5	3.7 (max. 4.0)	1.3




Mechanical drawing for DMF4B5R5G105M3DTA0

# **Landing Pad Dimensions**





# **Part Numbering**



# 1 Series

Code	
DMF	High Peak Power Type

# (2) External Dimensions (L x W x T)

Code	L (mm)	W (mm)	T (mm)
3Z	21.0±0.5	14.0±0.5	3.2 (max 3.4)
4B	30.0±0.5	14.0±0.5	3.7 (max 4.0)

# 3 Rated Voltage

Code	Rated Voltage
5R5	DC 5.5V

# 4 ESR

Code	ESR @ 1kHz
Н	45mΩ
G	40mΩ

# (5) Nominal Capacitance

First two are significant digits and the third expresses the number of zeroes which follow the two numbers

Code	Nominal Capacitance
105	10x10 <sup>5</sup> μF = 1F

# (6) Capacitance Tolerance

Code	Tolerance
M	±20%

# (7) External Terminal

Code	Terminal Specification
3D	3 Terminals (+/-/Balance)


# 8 Packaging

Code	Package Specification
Т	Tray type, 50pcs/Tray

# (9) Inhouse Specification Code

Expressed by two-digit alphanumerics

# **Printing**





# **Batch ID**

<u>(1)</u>	<u>(2)</u>	<u>(3)</u>

# 1 Year

Code	Year
9	2019
Α	2020
В	2021
С	2022
D	2023
:	:
Υ	2044
Z	2045

# 2 Month

Code	Month
F	January
G	February
Н	March
J	April
К	May
L	June
М	July
N	August
Р	September
Q	October
R	November
S	December

# 3 3-digit Unique ID

This 3 digit number is used to uniquely identify the batch within the month.



#### **Definition of Terms**

In its simplest form, the Equivalent Series Resistance (ESR) of a capacitor is the real part of the complex impedance. In the time domain, it can be found by applying a step discharge current to a charged cell as in Fig. 1. In this figure, the supercapacitor is pre-charged and then discharged with a current pulse, I =1A for duration 0.01 sec.




Fig 1: Effective capacitance, instantaneous capacitance and ESR for DMF4B5R5G105M3DTA0

The ESR is found by dividing the instantaneous voltage step ( $\Delta V$ ) by I. In this example = (5.494V-5.452V)/1A =  $42m\Omega$ .

The instantaneous capacitance (C<sub>i</sub>) can be found by taking the inverse of the derivative of the voltage, and multiplying it by I.

The effective capacitance for a pulse of duration  $\Delta t_n$ ,  $Ce(\Delta t_n)$  is found by dividing the total charge removed from the capacitor ( $\Delta Q_n$ ) by the voltage lost by the capacitor ( $\Delta V_n$ ). For constant current  $Ce(\Delta t_n) = I \times \Delta t_n/\Delta V_n$ . Ce increases as the pulse width increases and tends to the DC capacitance value as the pulse width becomes very long (~10 secs). After 2msecs, Fig 1 shows the voltage drop  $V_{2ms} = (5.452 \text{ V} - 5.431 \text{ V}) = 21 \text{mV}$ . Therefore  $Ce(2ms) = 1 \text{ A} \times 2ms/21 \text{mV} = 95.2 \text{mF}$ . After 10ms, the voltage drop = 5.452 V - 5.415 V = 37 mV. Therefore  $Ce(10ms) = 1 \text{ A} \times 10ms/37 \text{mV} = 270.2 \text{mF}$ . The DC capacitance of DMF4B5R5G105M3DTA0 = 1F. Note that  $\Delta V$ , or I\*R drop, is not included because very little charge is removed from the capacitor during this time. Ce shows the time response of the capacitor and it is useful for predicting circuit behaviour in pulsed applications.



# **Measurement of DC Capacitance**




Fig 2: Measurement of DC Capacitance for a DMF4B5R5G105M3DTA0

Fig 2 shows the measurement of DC capacitance by drawing a constant 100mA current from a fully charged supercapacitor and measuring the time taken to discharge from 1.5V to 0.5V for a single cell, or from 3V to 1V for a dual cell supercapacitor. In this case,  $C = 0.1A \times 20.18s / 2V = 1.01F$ , which is well within the 1F +/- 20% tolerance for a DMF4B5R5G105M3DTA0 cell.

### **Measurement of ESR**




Fig 3: Measurement of ESR for a DMF4B5R5G105M3DTA0

Fig 3 shows DC measurement of ESR by applying a step load current to the supercapacitor and measuring the resulting voltage drop. CAP-XX waits for a delay of  $50\mu$ s after the step current is applied to ensure the voltage and current have settled. In this case the ESR is measured as  $31.5\text{mV}/1.02\text{A} = 30.9\text{m}\Omega$ .



# **Effective Capacitance**




Fig 4: Effective Capacitance

Fig 4 shows the effective capacitance for the DMF4B5R5G105M3DTA0 @ 23°C. This shows that for a 1ms PW, you will measure 6% of DC capacitance or 60mF. At 10msecs you will measure 28% of the DC capacitance, and at 100msecs you will measure 71% of DC capacitance. Ceffective is a time domain representation of the supercapacitor's frequency response. If, for example, you were calculating the voltage drop if the supercapacitor was supporting 1A for 10msecs, then you would use the Ceff(10msecs) = 28% of DC capacitance = 280mF, so Vdrop = 1A x ESR + 1A x duration/C = 1A x  $40m\Omega + 1A x 10ms / 280mF = 76mV$ . The next section on pulse response shows how the effective capacitance is sufficient for even short pulse widths.

## **Pulse Response**




Fig 5 shows that the DMF supercapacitor does an excellent job supporting a GPRS class 10 pulse train, drawing 1.8A for 1.1ms at 25% duty cycle. The source is current limited to 0.6A and the supercapacitor provides the 1.2A difference to achieve the peak current. At first glance the freq response of Fig 8 indicates the supercapacitor would not support a 1ms pulse, but the Ceff of 60mF coupled with the low ESR supports this pulse train with only ~90mV droop in the supply rail.

Fig 5: DMF4B5R5G105M3DTA0 Pulse Response with GPRS Class 10 Pulse Train



# DC Capacitance variation with temperature




Fig 6: Capacitance change with temperature

Fig 6 shows that DC capacitance is approximately constant with temperature.

# **ESR** variation with temperature




Fig 7: ESR change with temperature

Fig 7 shows that ESR at -40°C is  $\sim$ 1.8 x ESR at room temp, and that ESR at 70°C is  $\sim$ 0.8 x ESR at room temperature.



# **Frequency Response**





Fig 8: Frequency Response of Impedance (biased at 5.5V with a 50mV test signal)



ESR, Capacitance and Inductance vs. Frequency

Fig 9: Frequency Response of ESR, Capacitance & Inductance

Fig 8 shows the supercapacitor behaves as an ideal capacitor until approx. 2.2 Hz when the magnitude no longer rolls off proportionally to 1/freq and the phase crosses -45°. Performance of supercapacitors with frequency is complex and the best predictor of performance is Fig 4 showing effective capacitance as a function of pulse width.



# **Leakage Current**




Fig 10: Leakage Current

Fig 10 shows the leakage current for DMF4B5R5G105M3DTA0 at room temperature. The leakage current decays over time, and the equilibrium value leakage current will be reached after  $\sim$ 120hrs at room temperature. The typical equilibrium leakage current is  $5\mu$ A at room temperature.

## **Charge Current**




Fig 11: Charging a single cell of DMF4B5R5G105M3DTA0 (single cell: 2F) with low current

The corollary to the slow decay in leakage currents shown in Fig 10 is that charging a supercapacitor at very low currents takes longer than theory predicts. At higher charge currents, the charge rate is as theory predicts. For example, it should take  $2F \times 2.7V / 0.00002A = 75hrs$  to charge a 2F supercapacitor to 2.7V at  $20\mu A$ , but Fig 11 shows it took 100hrs. At  $100\mu A$  charging occurs at a rate close to the theoretical rate.



#### **RMS Current**





Fig 12: Temperature rise in DMF4B5R5G105M3DTA0 with RMS current

Continuous current flow into/out of the supercapacitor will cause self-heating, which limits the maximum continuous current the supercapacitor can handle. This is measured by a current square wave with 50% duty cycle, charging the supercapacitor to rated voltage at a constant current, then discharging the supercapacitor to half rated voltage at the same constant current value. For a square wave with 50% duty cycle, the RMS current is the same as the current amplitude. Fig 12 shows the increase in temperature as a function of RMS current. From this, the maximum RMS current in an application can be calculated, for example, if the ambient temperature is 40°C, and the maximum desired temperature for the supercapacitor is 70°C, then the maximum RMS current should be limited to 4.4A, which causes a 30°C temperature increase.

# **Packaging**

#### DMF4B5R5G105M3DTA0





## **Storage**

CAP-XX recommends storing supercapacitors in their original packaging in an air-conditioned room at < 30°C and < 60% relative humidity. CAP-XX supercapacitors can be stored at any temperature not exceeding their maximum operating temperature but storage at continuous high temperature and humidity is not recommended and will cause premature ageing.

Do not store supercapacitors in the following environments:

- High temperature / high humidity
- Direct sunlight
- In direct contact with water, salt, oil or other chemicals
- In direct contact with corrosive materials, acids, alkalis or toxic gases
- Dusty environment
- In environments subjected to shock and vibration

#### Cautions before use

CAP-XX supercapacitors are "burned in" during production, and have a defined polarity, as shown by the positive terminal marked on the face of the product. Reversing the polarity of the device will not damage the device but may cause a rise in the ESR and will void the warranty. Please verify the orientation of the supercapacitor in accordance with the product markings before assembly.

CAP-XX supercapacitors are heat-sensitive. Over-heating of the supercapacitor may result in a degradation of performance and useful life.

CAP-XX supercapacitors must only be used within their rated voltage range. Over-voltage may cause swelling and eventually, product failure.

CAP-XX supercapacitors are fully discharged when shipped. Devices should be handled and soldered in a discharged state.

# **Soldering and Assembling**

CAP-XX supercapacitors are designed for direct soldering onto the PCB. Soldering the terminals to the PCB will ensure the highest contact reliability and lowest contact resistance. Do NOT solder directly to the device casing. This will cause permanent internal damage to the supercapacitor.

CAP-XX supercapacitors are NOT SUITABLE for infrared reflow soldering, hot-air reflow soldering, or wave soldering. They should be mounted as a secondary operation, using a manual soldering iron, a hot bar soldering jig, conductive adhesive, ultrasonic welding or laser welding.

CAP-XX recommends the use of a water-soluble flux, or a no-clean (low residue) flux, and low temperature solder compounds.

Please solder under the following conditions:

- Solder Type: Resin flux cored solder wire (\@1.2mm)
- Solder: Lead-free solder: Sn-3Ag-0.5Cu
- Soldering iron temperature at 350°C±10°C
- Solder iron wattage: 70W or less
- Soldering time: 3 to 4sec.
- The same terminal should be soldered 3 or less times.

If a hot-air gun is used to reflow the solder during a re-mount or de-mount, care must be taken to prevent excessive heating of the package adjacent to the solder terminals. Allow at least 15 sec between successive soldering attempts for the device to cool down.

Please consult CAP-XX if you wish to wash the device after soldering.



## **Vibration and Shock Testing**

#### Shock

CAP-XX has undertaken tests in accordance with IEC68-2-27 to determine the effects of repeated shocks on both the mechanical integrity and electrical performance of its supercapacitors:

Type: Half-SineAmplitude: 30G

Duration: 18ms

• No. of cycles: 3 in each direction (18 in total)

No. of axes: 3, orthogonal

Results: final  $C \ge 80\%$  of initial, final ESR  $\le 120\%$  of initial, the final thickness is within specification.

Note that this test was undertaken on the standard product with adhesive mounting tape (3M 8x20mm). To achieve the highest levels of resistance to shock, CAP-XX recommends the use of an adhesive mounting tape on the underside of the device.

#### **Vibration**

CAP-XX has undertaken tests to determine the effects of sustained vibration on both the mechanical integrity and electrical performance of its supercapacitors.

The test requirement is in accordance with IEC60065-2-6.

Type: SinusoidalFrequency: 10 - 500Hz

• Amplitude: 0.75 mm or acceleration: 100 m/s<sup>2</sup> (whichever is less stringent)

Sweep Rate: 1 min/octave

No. of cycles: 10 (10Hz - 500Hz - 10Hz)

No. of axes: 3, orthogonal

Total test time: 6 hours

Results: final C  $\geq$  80% of initial, final ESR  $\leq$  120% of initial, the final thickness is within specification.

Note that this test was undertaken on the standard product with adhesive mounting tape (3M 8x20mm). To achieve the highest levels of resistance to shock, CAP-XX recommends the use of an adhesive mounting tape on the underside of the device.

#### **Drop Test**

CAP-XX has undertaken tests to determine the effects of repeated drops on both the mechanical integrity and electrical performance of its supercapacitors:

Supercapacitor is discharged

- Mount product to 150g box with adhesive mounting tape (Nitto No.5000NS)
- Drop the box from 0.25m / 0.5m / 1.0m / 1.5m
- Repeat 3 times for 6 sides (18 in total)

Results: No electrical or mechanical degradation observed.